

Fig. 7-1 Conventional and Array Logic Diagrams for OR Gate



Fig. 7-2 Block Diagram of a Memory Unit

Memory a	nddress			
Binary	decimal	Memory contest		
000000000	0	1011010101011101		
0000000001	1	1010101110001001		
000000010	2	0000110101000110		
	•	•		
	•	•		
1111111101	1021	1001110100010100		
1111111110	1022	0000110100011110		
1111111111	1023	1101111000100101		

Fig. 7-3 Content of a  $1024 \times 16$  Memory





Fig. 7-5 Memory Cell



DIGITAL DESIGN, 3e.

Fig. 7-6 Diagram of a  $4 \times 4$  RAM



© 2002 Prentice Hall, Inc. M. Morris Mano **DIGITAL DESIGN,** 3e. Fig. 7-7 Two-Dimensional Decoding Structure for a 1K-Word Memory



Fig. 7-8 Address Multiplexing for a 64K DRAM



Fig. 7-9 ROM Block Diagram



Fig. 7-10 Internal Logic of a  $32 \times 8$  ROM



Fig. 7-11 Programming the ROM According to Table 7-3



Fig. 7-12 ROM Implementation of Example 7-1





© 2002 Prentice Hall, Inc. Fig. 7-14 PLA with 3 Inputs, 4 Product Terms, and 2 Outputs M. Morris Mano **DIGITAL DESIGN, 3**e.



Fig. 7-14 PLA with 3 Inputs, 4 Product Terms, and 2 Outputs



	PLA programming table							
					Outputs			
	Product	Inputs		(C)	(T)			
	term	A	B	С	$F_1$	$F_2$		
AB	1	1	1	_	1	1		
AC	2	1	_	1	1	1		
BC	3	_	1	1	1	_		
A'B'C'	4	0	0	0	_	1		

Fig. 7-15 Solution to Example 7-2

AND gates inputs



Fig. 7-16 PAL with Four Inputs, Four Outputs, and Three-Wide AND-OR Structure



Fig. 7-17 Fuse Map for PAL as Specified in Table 7-6



Fig. 7-18 Sequential Programmable Logic Device



Fig. 7-19 Basic Macrocell Logic



Fig. 7-20 General CPLD Configuration



Fig. P7-17