Pipelining II

Instructor: Dmitri A. Gusev


Fall 2007

CS 502: Computers and Communications Technology

Lecture 9, October 3, 2007

Dependencies

- Problem with starting next instruction before first is finished
 - dependencies that "go backward in time" are data hazards




Software Solution

- Have compiler guarantee no hazards
- Where do we insert the "nops" ?

• Problem: this really slows us down!


Forwarding

- Use temporary results, don't wait for them to be written
 - register file forwarding to handle read/write to same register
 - ALU forwarding




Forwarding

• The main idea (some details not shown)



Can't always forward


- Load word can still cause a hazard:
 - an instruction tries to read a register following a load instruction that writes to the same register.



• Thus, we need a hazard detection unit to "stall" the load instruction


Stalling

• We can stall the pipeline by keeping an instruction in the same stage




Hazard Detection Unit

• Stall by letting an instruction that won't write anything go forward



Branch Hazards


• When we decide to branch, other instructions are in the pipeline!



We are predicting "branch not taken"

- need to add hardware for flushing instructions if we are wrong


Flushing Instructions



Note: we've also moved branch decision to ID stage

Branches

- If the branch is taken, we have a penalty of one cycle
- For our simple design, this is reasonable
- With deeper pipelines, penalty increases and static branch prediction drastically hurts performance
- Solution: dynamic branch prediction



A 2-bit prediction scheme

Branch Prediction

- Sophisticated Techniques:
 - A "branch target buffer" to help us look up the destination
 - Correlating predictors that base prediction on global behavior and recently executed branches (e.g., prediction for a specific branch instruction based on what happened in previous branches)
 - Tournament predictors that use different types of prediction strategies and keep track of which one is performing best.
 - A "branch delay slot" which the compiler tries to fill with a useful instruction (make the one cycle delay part of the ISA)
- Branch prediction is especially important because it enables other more advanced pipelining techniques to be effective!
- Modern processors predict correctly 95% of the time!

Improving Performance

• Try and avoid stalls! E.g., reorder these instructions:

```
lw $t0, 0($t1)
lw $t2, 4($t1)
sw $t2, 0($t1)
sw $t0, 4($t1)
```

- Dynamic Pipeline Scheduling
 - Hardware chooses which instructions to execute next
 - Will execute instructions out of order (e.g., doesn't wait for a dependency to be resolved, but rather keeps going!)
 - Speculates on branches and keeps the pipeline full (may need to rollback if prediction incorrect)
- Trying to exploit instruction-level parallelism

Advanced Pipelining

- Increase the depth of the pipeline
- Start more than one instruction each cycle (multiple issue)
- Loop unrolling to expose more ILP (better scheduling)
- "Superscalar" processors
 - DEC Alpha 21264: 9 stage pipeline, 6 instruction issue
- All modern processors are superscalar and issue multiple instructions usually with some limitations (e.g., different "pipes")
- VLIW: very long instruction word, static multiple issue (relies more on compiler technology)

Chapter 6 Summary

• Pipelining does not improve latency, but does improve throughput

